This paper presents a mathematical analysis of the ripple voltage caused by a mismatch in parasitic capacitances in multi-phase, clocked charge pumps. Through detailed circuit modeling, we show that a relatively large pedestal ripple is caused by a small mismatch in parasitic capacitance. We present a simple circuit solution and verify its performance with simulation and experimental results.
I. INTRODUCTION
In the context of deep sub-micron CMOS technologies and reduced supply voltages approaching IV, the charge pump or voltage multiplier emerges as an important building block. On-chip charge pumps can not only provide higher internal supply voltages, they can generate higher bias voltages that can be used to extend the performance of certain low-voltage circuits [l-4] . In crucial biasing applications, circuit performance may suffer if a multi-phase, clocked charge pump is used; such charge pumps display a characteristic we will refer to as 'pedestal feedthrough' resulting in a significant output ripple voltage. In this paper, we discuss the origins of pedestal feedthrough and present a detailed analysis that accurately quantifies the resulting ripple. (1)
Higher output voltages may be generated by adding more pumping stages. The clock signals are generated from an integrated, non-overlapping, two-phase clock generator.
The technique of bulk-switching [5] can be applied to improve the overall power efficiency of the charge pump, but it has not been included in this design because the intended application only requires the charge pump to drive the gates of MOSFETs. Since no current is drawn, power efficiency is not crucial.
CHARGE PUMP
The charge pump in Fig. 1 The charge pump suffers from a ripple voltage at the output, even in the absence of a load resistance. The voltage ripple is generated through parasitic current leakage, charge injection, clock feedthrough, and pedestal feedthrough. An output ripple from 8 to IO mV (peak-to-peak) was measured experimentally from an initial implementation of the charge pump [4] . This measured ripple was much larger than the predicted simulated ripple of about 0.5mV. Upon further analysis, we determined that our simulation results. while predicting the effects of charge injection and clock feedthrough. did not account for the effects of mismatch. And while we initially postulated that the increased ripple was the result of a mismatch between capacitors C 3 and C , , further analysis revealed that, while this mismatch is a contributing factor, the dominant cause of ripple is actually the mismatch between the parasiric capacitances at nodes V3 and V4 in Fig. I . 
RIPPLE ANALYSIS
In this section, we analyze the effects of the various mismatches on pedestal feedthrough and develop a model for predicting the ripple voltage. Fig. 2 shows the output stage of the charge pump, including device overlap capacitances and parasitic node capacitances. During the next clock phase, the voltage on the top plate of C, is passed to the output through Q8. Ideally, both of these voltages are identical and the output is a constant. However, if there is a mismatch between capacitors C3 and C , , or more importantly, between parasitic capacitances Cp3 and Cfl, then the two voltages will not be the same and the output waveform will resemble a 'pedestal' or a periodic square wave whose amplitude will he the difference between the two voltages. Assuming the left side of the charge pump charges the output capacitor to Voutj through Q7 and that the right side charges the output capacitor to Vout4 through Qs, the amplitude of the output pedestal would then be \ V~~,~-~~~, , I .
Expressions for VoUtj and Vout4 can be derived by referring to Fig. 3 . Fig. 3a shows that when @, is high, CO,, is charged to some steady-state voltage, VOut3, and the top plate of C, (and Cp4) is charged to the input voltage, Vi,,.
During the next clock phase when Q2 goes high, Gout is connected in parallel to C4 and Cp4. and the output assumes a steady-state voltage of VOut4 as shown in Fig. 3b . In the absence of any output load, charge is conserved between these two clock phases so that In a similar manner, it can be shown that due to the symmetry of the charge pump. VOut3 is given by By combining equations (4) and ( 5 ) and isolating the output voltages, we obtain the relations and
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In the absence of any parasitic capacitances (i.e. c,, = cp4 = o ) , equations ( 5 ) and (6) reduce to
as expected. Note that equation (7) holds even if c,#c4, thereby proving that a mismatch between C j and C4 alone, in the absence of any stray capacitance, will not contribute to the output ripple. In the presence of parasitic capacitances, vo.,,e v,.,, , and a pedestal voltage ripple will exist at the output and will have an amplitude of where A C~ = cn..cp,, This equation shows that for a relatively small parasitic capacitance mismatch, a sufficiently large output ripple will result. Physically, capacitances Cpj and Cp4 represent the combined effects of the nonlinear capacitances associated with switches Q j and Q4. Q7 and Qs, the top plate parasitic capacitances of C3 and C4, and the parasitic capacitances to the substrate from all interconnect lines. For a 0.35pm CMOS process and using a switch aspect ratio of 1p~d0.4fim. these parasitic capacitances were extracted to be about 0.1 to 0.2 pF. For example, if we assume Cp3 = 0.12 pF and Cfi = 0.08 pF (i.e. a 50% mismatch) and for CO,[ = 7 pF and VDI, = 1.2 V, the output voltage pedestal ripple will be approximately 3.4 mV according to equation (9). For a mismatch of 0.08 pF, the voltage pedestal will also double to 6.8 mV. Fig. 4a ) is a simulation of the output of the charge pump with a 0.04 pF mismatch in parasitic capacitances that confirms the validity of equation (8) and the approximation of equation (9).
As suggested by equation (8), with the presence of parasitic capacitances, a mismatch between capacitors C j and C4 does contribute to pedestal feedthrough. And while our simulations have shown this mismatch to be less significant than the mismatch between the parasitic capacitances, these two sources of mismatch are not independent, and any mismatch in capacitors C j and C4 will indirectly cause a mismatch in the top plate parasitic capacitances. However, if C3 and C4 are small capacitors, their contribution to the overall stray capacitance will he small in comparison to the junction parasitics of the active devices.
IV. ELIMINATING PEDESTAL FEEDTHROUGH
From equation (9) it would appear that the only way to reduce the effect of pedestal feedthrough is to use small-area devices resulting in a smaller A S , or to increase the output capacitance, Caul. The first option is not practicai since the technology limits the smallest devices possible. In the charge pump presented in [4] , pedestal feedthrough was still significant in spite of the use of minimum sized switches. The second option can be used to some advantage but a larger output capacitance would result in longer charge-up times and occupy more integrated area, especially if multiple charge pumps are incorporated on chip.
One simple circuit solution would be to simply disconnect Q7 and Qs at the output and to use only one output as shown in Fig. 5 . The pedestal feedthrough due to mismatches between the two halves of the charge pump would then be eliminated and only the residual ripple due to parasitic current leakage, charge injection, and clock feedthrough would remain. It is worth noting that the balanced structure in Fig. 5 can be simplified by eliminating Q3 and QT. Fig. 4a ) -is present. Although this method succeeds in eliminating the ripple due to pedestal feedthrough, the resulting half-phase clocked charge pump is less efficient. For applications requiring the charge pump to deliver power to the output, alternative measures for reducing AC? in equation (9) are needed in order to simultaneously achieve both high efficiency and low output ripple.
A simulation comparison of the step-up responses is shown for the original multi-phase clocked charge pump and the modified half-phase circuit for a 0.1 pF mismatch in parasitics in Fig. 6 . A load capacitance of 7 pF and Vin=1.2V was used in both cases. As expected, the modified charge pump with its half-phase clocking scheme, takes about twice as long to charge up to steady state. r-Iml Fig. 6 Step-up responses of the original multi-phase charge pump and the modified half-phase version.
V. EXPERIMENTAL RESULTS
The half-phase clocked charge pump was fabricated in a double-poly, triple metal, 0.35pm CMOS process for use in a low-voltage, programmable hearing aid filter application [2] . A microphotograph of the charge pump is shown in Fig.   9 . The measured amplitude of the output ripple was 0.8-1.0mV, or about ten times smaller than the ripple found on the initial charge pump design described in [4] .
VI. CONCLUSIONS
The contributing factors to pedestal feedthrough in multi-phase clocked charge pumps were examined, and we have shown that the mismatch in parasitic capacitance of internal nodes in the charge pump proved to be the most significant. Analytic expressions of the output ripple were derived and showed that a relatively small parasitic capacitance mismatch will result in a sufficiently large output ripple. A simple circuit modification was proposed that significantly reduces pedestal feedthrough at the cost of power efficiency. However, such a solution can be readily applied with no apparent disadvantages in applications where the charge pump is only driving the gates of MOSFETs. 
